





# B150 PRO GAMING

Rev 1.00 2014.01 SkyLake


















Voltage	SMB Address	Tolerance
0 V	80	(+/-) 0.25V
0.5V	82	(+/-) 0.25V
1.0V	84	(+/-) 0.25V
1.5V	86	(+/-) 0.25V
2.0V	88	(+/-) 0.25V
2.5V	90	(+/-) 0.25V
3.0V	92	(+/-) 0.25V



Modify OC PANEL@0925



Modify OC PANEL for )



Fiducial Mask  
( 既撻)

Delete it for EMS

蛾 既撻

LayoutRD積为 丁  
被 韋 韋 既撻;  
r 马贺 既撻常惠確 結隔い,  
程浅 暗 埃.

韋 既撻


韋 既撻

Delete it for EMS


既撻

LayoutRD積为 丁  
被 韋 韋 既撻;  
r 马贺 既撻常惠確 結隔い,  
程浅 暗 埃.

韋 既撻




韋 既撻



# Selling Point

## 1. Selling Point 棧橄臻标の怠 磣



## 2. ； Selling Point Part, 瓜

	Property	Compare	Value
1	PCB Footprint	Contains	mb_text
2	PCB Footprint	Contains	uefi
3			

← 搜索 "PCB Footprint", 内容包含 "mb\_text"

← 搜索 "PCB Footprint", 内容包含需要的 Selling Point 中的 Key Word

Graphic: Normal, Convert, Packaging, Parts Per Pkg: 1

M? 1 UEFI BIOS <Value>

	Table	Part Number	Component_Name	Description	Value	Electric
1	ASUS_CIS3	temp_AH0600557062	mb_text_uefi_bios		UEFI BIOS	

## 3. Example

## New Project Logo

1 LOG08  
VCCI  
VCCI  
/X



1 LOG04  
MARK\_L  
MARK\_L  
/X

1 LOG06  
CE  
CE  
/X



1 LOG02  
FCC  
FCC  
/X



1 LOG03  
RCM  
RCM  
/X



1 LOG01  
EMI\_D33005\_H  
EMI\_D33005\_H  
/X



1 LOG09  
CAN ICES-3 (B) /NMB-3 (B)  
CAN\_ICES\_3B\_NMB\_3B  
/X




1 LOG010  
KC\_MSQ  
KC\_MSQ  
/X



PCB MADE IN CHINA

1 LOG07  
PCB MADE IN CHINA  
PCB\_MADE\_IN\_CHINA  
/X


1 LOG05  
WEEE\_LOGO  
WEEE\_LOGO  
/X




## Old Project Logo

Delete it for EMS


ATX Screw Hole




origin-xy: (1300.00, 11750.00)




origin-xy: (6500.00, 11750.00)




origin-xy: (9350.00, 11750.00)



origin-xy: (400.00, 5550.00)



origin-xy: (6500.00, 5550.00)



origin-xy: (9350.00, 5550.00)




place on bottom side  
origin-xy: (400.00, 3750.00)




place on bottom side  
origin-xy: (6500.00, 3750.00)




place on bottom side  
origin-xy: (6500.00, 2950.00)



origin-xy: (400.00, 650.00)



origin-xy: (6500.00, 650.00)



origin-xy: (9350.00, 650.00)

MB SCREW FOOTPRINT

MB\_HOLE\_160\_T\_LF3



MB\_HOLE\_160\_T\_U\_LF3



MB\_HOLE\_160\_T\_R\_LF3



MB\_HOLE\_160\_T\_UR\_LF3



ATX Screw Select

	Standard (12 x 9.6)	Scale down (12 x <9.6)
H1	V	V
H2	V	V
H3	V	V
H4	V	V
H5	V	V
H6	V	V
H7	V	X
H8	V	X
H9	V	X
H20	V	V
H21	V	V
H22	V	V


12 inch

(X,Y)=(0,0)

< 9.6 inch


9.6 inch

Z170-A Heat Sink Part Number:




13071-01760000

/X




/X



/X


- 13071-01760600Z170 PRO GAMING HS ASM SET//YS/T-98TM098-01
- (10)13071-01760000Z170 PRO GAMING MOSN HS 2PP//YS/T-80TMA098-01
- (20)13071-01760100Z170 PRO GAMING MOSW HS 2PP//YS/T-80TMB098-01
- (30)13071-01760400Z170 PRO GAMING PCH HS 2PP//YS/T-80TMC098-01

- 13071-01760700Z170 PRO GAMING HS ASM SET//HSINWEI
- (10)13071-01760300Z170 PRO GAMING MOSN HS 2PP//HW/202296PGX73BK1
- (20)13071-01760200Z170 PRO GAMING MOSW HS 2PP//HW/202295PGX73BK1
- (30)13071-01760500Z170 PRO GAMING PCH HS 2PP//HW/207297PGX14BS0





13071-01980000

# 8 Pin +12V Connector






肅へ: CHL




Z97 : 12015-00053200




USED TO DETECT 2X4 PRESENCE




141106 端 RC,C,传1000P








**MN\_LED\_SW GPIO select:**  
 1. could be GPI & GPO both, default GPI (no internal pull-high/pull-down resistor)  
 2. stand by power plane, 3V tolerance  
 3. GPI to turn on Model Name LED  
 4. GPO low to turn off Model Name LED












S\_PWROK\_SB



<27,32,37,39> S\_PWROK


<32,39,60,75,87,96,102> S\_SLP\_S3#



*don't need for Flash Back*

**Inrush Circuit for USB Port default have Power or Flash Back Function**














P\_Bleed\_cut\_10






























delete  
it for  
EMS

delete  
it for  
EMS

delete  
it for  
EMS

delete  
it for  
EMS

delete  
it for  
EMS






# Model Name LED

Model Name LED


Yellow: 07014-00090400

Red : 07G015700750







FOR POWER TR FOR COST



### SMD 512K Flash






EC SPI Flash叫匡 / ==> 05V00S8J9910  
NEC USB3.0 SPI Flash叫匡 / ==> 05V00S8J9911




BOM Option	EVT.DVT	PVT.MP
Stuff	O2SPI1 O2D2	O2JP7
Remove	O2JP7	O2SPI1 O2D2

### SPI Circuit

### EUP control



### 0.7B Beta




[illegible]

<i>BOM</i>	<i>mount TPM</i>	<i>unmount TPM</i>
<i>/TPM</i>	<i>mount</i>	<i>unmount</i>
<i>/X</i>	<i>unmount</i>	<i>unmount</i>





# OP + MOS Power Solution


to OP OU390




for both support PWM Mode & DC Mode






to other OP



for both support PWM Mode & DC Mode





for both support PWM Mode & DC Mode





# 4 Pin PWM Mode & DC Mode



Chassis FAN 1





Chassis FAN 2




Chassis FAN 3










for both support PWM Mode & DC Mode







# ERP Circuit

## Resistor






## EATX POWER




modify Part Number by color

```
AMD:mount EMI CAP by model/by test,default "/X"
Intel:mount  "/Intel" CAPs
```




place near EATXPWR

Delete it for EMS






## HW Monitor




If no CPU thermistor, unmount components HTR1, OC430, OR431


If no MB thermistor, unmount components OTR1, OC432, OR433




If change to single resistor, use 75 Ohm(10V213750010)



- O\_PLED/S\_PLED GPIO select:**
1. GPIO with blink function, default GPI (no internal pull-down resistor)
  2. stand by power plane, 3V tolerance
  3. GPI or GPO high to turn on Power LED
  4. GPO low to turn off Power LED
  5. blink under S3











Power LED power source use +5VDUAL



LPT PORT


COM PORT








## AUDIO LED





## ATX normal 12 pcs LED, m-ATX normal 6 pcs LED


Audio LED  
Yellow: 07014-00091400  
Red : 07VA010R0000





AUDIO\_LED\_PWM GPIO select:  
1. could be GPI & GPO both, default GPI (no internal pull-down resistor)  
2. could mapping to Fading PWM function  
3. stand by power plane, 3V tolerance  
4. GPI or GPO high to turn on Audio LED  
5. GPO low to turn off Audio LED  
6. Fading PWM to be Respiration Lamp

## AUDIO COVER








for ALC887-VD2/ALC892/ALC1150




also for XU reserve AMP

for AMP with De-POP







for ALC1150



<73> A\_HPOUT\_L\_L <<

<73> A\_HPOUT\_R\_L <<



DIP CAP

EL 100U : 11G040810743

PL 100U : 11031V0001F000

Audio 100U: 11011-00026000


Gamer 100U: 11011-00022000

AL13, AL14

75 Ohm: 10V213750010

47 Ohm: 10V213470010

Delete it for EMS




## Note:

1. LAN IC power change to +3VSB\_ATX (remove short-pin L1R88, add resistor L1R88 & L1R89)
2. for Intel PHY LAN, L1\_LAN\_DISABLE# renamed L1\_LAN\_DISABLE#\_R in LAN IC Page, and change BOM to use +3VSB\_ATX power plane GPIO
3. for Intel PHY LAN, L1\_LAN\_DISABLE# pull high resistor L1R7 Optional change to /EUP
4. for Intel PHY LAN, L1\_LAN\_WAKE# renamed L1\_LAN\_WAKE#\_R in LAN IC Page
5. for Intel PCIE LAN, L1\_DEV\_OFF# choose +3VSB\_ATX power plane GPIO
6. for PCIE LAN, S\_WAKE# renamed S\_WAKE#\_LAN1 in LAN IC Page

## POWER





## Hardware Solution






- L1\_LAN\_DISABLE#\_SIO GPIO select:**
1. could be GPI & GPO both, default GPI (no internal pull-down resistor)
  2. +3VSB\_ATX power plane, 3V tolerance
  3. GPI or GPO high to enable Intel PHY
  4. GPO low to disable Intel PHY

## SIO Solution






Delete it for EMS



OP1 - Connector

GLAN + USB3 \*2 Connector without Transformer



OP1

環platform T 逸LAN  
controller,  
鎖厂ノ+3VSB power;  
環platform 蛸T马逸LAN  
controller,  
叫ノ+3V\_DUAL power.

### +3VSB\_LAN1

1. Peak to peak = 70mV
2. Rise time = 0.1~100ms
3. 132mA @ 50
4. Use SLP\_LAN# to gate PHY power and the ME must be off in Sx state.

### PCIE IF

づ鎖 chipset  
PCIe port0

### L1\_SMBCLK & L1\_SMBDATA

Connect to PCH  
SMBCLK and SMBDATA  
and need to pull-up  
499ohm resistors to  
+3VSB at PCH side.

### L1\_LAN\_DISABLE#

PCH's GPIO12 pin must  
be set as  
"LAN\_PHY\_PWR\_CTRL"  
function through FITC  
tool.




















### Internal SVR

Maximum voltage ripple = 50mV  
BW is 20MHz  
110mA @ 50

BOM	
N/A	mount
/X	unmount

STANDARD CIRCUIT	
X0MB	LAN
LAN_04E	

LOGO\_HD\_DEMO\_LAN  
/X



MDI differential impedance =  
Trace length = 8inch

### L1X1, L1C10, L1C11

Placement rule:  
1. Place close to L1U1  
2. Trace length < 1inch


MDI differential impedance =  
Trace length = 8inch

### L1\_LAN\_WAKE#





Must be connected to  
PCH's GPIO27  
叫紘板I218V 鰐 PCH's GPIO27  
ゲ斗環 蛸T案 蛸T案



I218V: 02001-00300100  
I219V: 02001-00430000














### OP3 - Connector

## Ext USB 3.1 Connector 1&2




### OP1 - EMI Choke

## Reserve EMI Choke (Single RES)



Delete it for EMS




## OP5 - Core Power

### 1.2V for ASM1142, 700mA@S0

$$\text{Max Current} = 1 / (3.3 - 2.228) = 933\text{mA}$$

$$\text{Vout} = 0.8 * (100k + 56k) / 56k = 2.228\text{V}$$



Power Component place near each other!

U31PU1 & U31PU3 place away from ASM1142

OP5


## ASM1142 Power On Reset Sequence

## OP6 - Stand By Power

### 1.2VSB for ASM1142, 5mA@S0, 1mA@S3/S4/S5


$$\text{Max Current} = 0.25 / (5 - 1.2) = 66\text{mA}$$

$$\text{Vout} = 0.8 * (51k + 100k) / 100k = 1.208\text{V}$$







Power Component place near each other!

OP6



	PCIe Speed	PCIe Link Mode	AC Cap
ASM1042AE	Gen 2	X1 Link Mode	0.1UF
ASM1142	Gen 2	X2 Link Mode	0.1UF
	Gen 3	X1 Link Mode	0.22UF






ASM1142 A2: 06050-00090100


BOM	20MHz Crystal	48MHz Clock
U31X1	mount	unmount
U31C10	mount	unmount
U31R4	unmount	mount
U31R7	unmount	mount

BOM	
N/A	mount
/X	unmount
/ASM1142-1	mount
/XASM1142-1	unmount

STANDARD CIRCUIT	
X100B	USB
ASM1142_0.8E	
HD DEMO_USB	/X




**don't need for Flash Back**




**for USB Port default have Power**

**Inrush Circuit for USB Port default have Power or Flash Back Function**








PL CAP



PL CAP




BOM	
N/A	mount
/X	unmount


# Port 56

Delete it for

## ESD Diode




## Reserve EMI Choke (Single RES)




# Port 12


Delete it for  
EMS  
ESD Diode




## Reserve EMI Choke (RES A)



## Reserve EMI Choke (Single RES)











Delete it for  
EMS  
ESD Diode





# Port 34

# OC# circuit for Intel




Delete it for  
BMS



## ESD Diode




## ESD Diode





## Reserve EMI Choke (RES A)




## Reserve EMI Choke (RES A)





## ESD Diode




## ESD Diode






## OC# circuit for Intel




## USB2 Box Header



<30,54> S\_USB\_PP8  
<30,54> S\_USB\_PP8  
<30,54> S\_USB\_PP8  
<30,54> S\_USB\_PP8






<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10




<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10

## USB2 Box Header FOR OC\_PANEL



<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10  
<30,54> S\_USB\_PP10



Priority1, must choose if MB have these functions

80 Ohm +/- 10%

U3.1

IP101

1

IMPEDANCE\_CONTROL

/X

IP102

1

IMPEDANCE\_CONTROL

/X

1

LAN

IP1

1

IMPEDANCE\_CONTROL

/X

IP2

1

IMPEDANCE\_CONTROL

/X

2

PCIE GEN2/3

IP3

1

IMPEDANCE\_CONTROL

/X

IP4

1

IMPEDANCE\_CONTROL

/X

3

DDR3 DATA&CTRL

IP5

1

IMPEDANCE\_CONTROL

/X

4

USB2.0

IP7

1

IMPEDANCE\_CONTROL

/X

IP8

1

IMPEDANCE\_CONTROL

/X

Priority2, can choose if MB have these functions (by project)

1

DP/DVI/HDMI

IP9

1

IMPEDANCE\_CONTROL

/X

IP10

1

IMPEDANCE\_CONTROL

/X

2

USB3.0

IP11

1

IMPEDANCE\_CONTROL

/X

IP12

1

IMPEDANCE\_CONTROL

/X

2

DDR3 CLK

IP15

1

IMPEDANCE\_CONTROL

/X

IP16

1


IMPEDANCE\_CONTROL

/X



signal	W/P	Impedance
LAN	4/8	100 ohm +- 15%
USB/SATA/ PCIE/DP/HDMI	4/4	85 ohm +- 15%
DDR CLK	8/5	62 ohm +- 15%
DDRDATA&CTRL	6.5	40 ohm +- 15%
USB3.1	4.5/4	80 ohm +- 10%

\*\*\* You can only choose 1 function to place point per block.






<48,49> K_PERR#	<48,49> K_INTA#	<48,49> K_PCIRST#	<25,37,43,44,49> S_SMBCLK_SLOT
<48,49> K_FRAME#	<48,49> K_INTB#	<48,49> K_AD[31..0]	<25,37,43,44,49> S_SMBDATA_SLOT
<48,49> K_IRDY#	<48,49> K_INTC#	<48,49> K_C/BE#[3..0]	
<48,49> K_TRDY#	<48,49> K_INTD#	<48,49> K_PAR	
<48,49> K_DEVSEL#			
<48,49> K_STOP#		<49> K_REQ64#	
<48,49> K_LOCK#		<48,49> K_PME#	
<48,49> K_SERR#			




Delete it for EMS



OP1- Core Power



### 1.2V for ASM108x, 115mA@S0, controll by GPIO

Max Current=0.25/(3.3-1.2)=119mA  
Vout=0.8\*(51k+100k)/100k=1.208V




Power Component place near each other!




OP1





if change to single resistor, use R0603(10V213820210)













90#connector






M2_CONFIG/PE_SATM_SEL	SATAE1_IFORT	M2_CONFIG3/PRESENT#	Result
0	0	0	M.2 change to SATA mode,PCIe #14 change to SATA,PCIe #13 change to PCIe
0	0	1	M.2 change to SATA mode,PCIe #13&14 change to SATA mode
0	1	0	M.2 change to SATA mode,PCIe #13&14 change to PCIe mode
0	1	1	M.2 keep to SATA mode,PCIe #13&14 change to PCIe mode
1	0	0	M.2 change to PCIe mode,PCIe #13&14 change to SATA mode
1	0	1	M.2 keep to PCIe mode,PCIe #13&14 change to SATA mode
1	1	0	M.2 change to PCIe mode,PCIe #13&14 change to PCIe mode
1	1	1	M.2 keep to PCIe mode,PCIe #13&14 change to PCIe mode













Standard Circuit	
BIOS	SPI
REV.	F1_0.3G_Beta
SPI	/X/SPI




# BIOS

綽綽PCH被



SPI DIP SOCKET

綽綽PCH被





**SPI DIP 64M Flash P/N:**  
05006-00010600

**SPI DIP 128M Flash P/N:**  
05006-00090700


**SPI ROM**  
**DIP 64M**

05006-00090700






## PCH\_PWRGD & VCCST\_PWRGD Sequence Control Ckts




## PCH\_SYSPWROK Sequence Control Ckts




1. PCH will have a minimum of a 1ms delay from PCH\_PWROK to assertion of PROCPWRGD.
2. PLTRST# = AND (PCH\_PWROK, SYS\_PWROK, PROCPWRGD)  
Refer to PGD Figure 40-1 SKL S Flow Diagram for SYS\_PWROK/PCH\_PWROK Generation
3. It is recommended that SYS\_PWROK be asserted after both PWROK assertion and processor PCH does not monitor
4. PCH\_PWROK and SYS\_PWROK both needs to be high to exit reset, but either signal can come up first. SYS\_PWROK be asserted after both PWROK assertion and processor core VR\_PWRGD assertion.

# POWER FLOW



# NOT SUPPORT DSW

## Power plane




## Control link






# SUPPORT DSW





## Power plane




## Control link














































place one cap per pin

SLAVE ADDRESS: D2



SEL\_CLK Function Select Table


SEL_CLK	X1/CLKIN	X2/CLKINB
0	X1	X2
1	CLKIN	CLKINB



CPU Frequency Selection Table





HW_FSEL*	VCO_SEL*	VCO (MHz)	N	CPU Divider	CPU (MHz)	CPU Step (MHz)	Typ SS% B0b5=1 (PWD)	Typ SS% B0b5=0
0	0	400.00	400.0	4	100.00	0.25	-0.46%	OFF
0	1	1200.00	1200.0	12	100.00	0.08	-0.46%	OFF
1	0	412.00	412.0	4	103.00	0.25	-0.46%	OFF
1	1	1236.00	1236.0	12	103.00	0.08	-0.46%	OFF

\*Default by hardware latch




CLOCK Input from PCH

standby GPIO  
Default : GPI (Clock Gen have power)  
Reset Clock Gen: GPO LOW


















## RTD2168 Power Caps and Beads




## Hot-Plug Detect




## +3.3V\_VGAVCCA



## +3.3V\_VGADAC




## Strapping Pin




STRAP_PIN22	0	1
0	X	EP Mode
1	ROM	EEPROM

LDO_EN	0	1
0	: VCC_33_1 from External 1.2V	
1	: VCC_33_1 from Embedded LDO	

## SMBus Programming



delete it  
for EMS





POWER for HDMI & DVI

If only HDMI,this power must still need

Passive/Active Devices					
Max Capacitance (Backdrive I Protection)	Schottky Diode	NA	pF	10	10
Resistor Value (+/- 5%)	R1/R2	NA	Ω	880	NA
ESD Protection	ESD	NA	NA	Optional	Optional
Max nPET Ron/Cout	NA	NA	ΩpF	3ohm/10pF	NA




delete this page for HDMI/DVI colay



EQ_1	EQ_0	Equalization	Note
0	0	12dB	
0	1	9dB	
1	0	6dB	
1	1	3dB	Default


CG_2	CG_1	CG_0	Swing	Pre-amp	Slow-rate	Note
0	0	0	450	0	0	
0	0	1	420	0	-3dB	Shortest trace
0	1	0	450	0	-3dB	
0	1	1	450	0	-6dB	Shortest trace
1	0	0	340	0	0	
1	0	1	400	2dB	0	Longest trace
1	1	0	400	2dB	0	Longest trace
1	1	1	420	0	0	



**ESD**




## DRAM SMBUS From PCH (Thru Level Shift)












## CPU DDR Vref


For CPU DDR Vref




Layout to 0603





















VCCGT




ILM1

ILM2














PLACE NEAR CPU



<13> H\_CFG5 >> H\_CFG5\_R

<27> CK\_100M\_CPUUP  
<27> CK\_100M\_CPUIN  
<28> CK\_100M\_PCIBCLKP  
<28> CK\_100M\_PCIBCLKN  
<28> CK\_24M\_NSCCLCLKP  
<28> CK\_24M\_NSCCLCLKN

<91> H\_VIDALERT#  
<91> H\_VIDCLK  
<91> H\_VIDDATA  
<91> H\_VIDDATA  
<96> H\_DDR\_VTT\_CNTL  
<39> S\_VCCST\_PWRGD  
<13,32> H\_CPUUPWRGD  
<13,31> H\_CPURST#  
<31> S\_PM\_SYNC  
<31> H\_PM\_DOWN  
<75> O\_H\_PECI  
<31> H\_THERMTRIP#  
<33,75> H\_SKT\_OCC#  
/X/1151  
HT14



SOCKET1151  
12001-00180100

ALL CFG 1 = NO TERMINATION ON BOARD DEFAULT HIGH			
ALL CFG 0 = PHYSICAL STRAP LOW ON BOARD			
Skylake Strap Table Rev 0.85			
All Have Internal Pull-Ups +VCCIO			
CFG	H	L	Description
0	Normal	Stall	BAR
1			Reserved
2	Normal	Lane Reverse	PCIEX16 Lane Reversal
3			Reserved
4	disable	enable	eDP
5	PCIE Config	PCIE Config	SEL[0]
6	PCIE Config	PCIE Config	SEL[1]
7	RESET#	BIOS REQ	
8-19			Reserved

CFG[0]: Stall reset sequence after PCU FLL lock until de-asserted;  
- 1 = (Default) Normal Operation; No stall.  
- 0 = Stall.  
CFG[1]: Reserved configuration lane.  
CFG[2]: PCI Express\* Static x16 Lane Numbering Reversal.  
- 1 = Normal operation  
- 0 = Lane numbers reversed.  
CFG[3]: Reserved configuration lane.  
CFG[4]: eDP enable;  
- 1 = Disabled.  
- 0 = Enabled.  
CFG[5]: PCI Express\* Bifurcation  
- 00 = 1 x8, 2 x4 PCI Express\*  
- 01 = reserved  
- 10 = 2 x8 PCI Express\*  
- 11 = 1 x16 PCI Express\*  
CFG[7]: PEG Training;  
- 1 = (default) PEGTrain immediately following RESET# de-assertion.  
- 0 = PEG Wait for BIOS for training.  
CFG[19:8]: Reserved configuration lanes.

H15 IPU H\_CFG0  
F15 IPU H\_CFG1  
F16 IPU H\_CFG2  
H18 IPU H\_CFG3  
F19 IPU H\_CFG4  
H18 IPU H\_CFG5\_R  
G21 IPU H\_CFG6  
H20 IPU H\_CFG7  
G16 IPU H\_CFG8  
E16 IPU H\_CFG9  
F17 IPU H\_CFG10  
H17 IPU H\_CFG11  
G20 IPU H\_CFG12  
F20 IPU H\_CFG13  
F21 IPU H\_CFG14  
H19 IPU H\_CFG15  
F14 IPU H\_CFG17  
E14 IPU H\_CFG16  
F18 IPU H\_CFG19  
G18 IPU H\_CFG18  
D16 I/O IPU  
D17 I/O IPU  
G14 I/O IPU  
H14 I/O IPU  
H13 OD H\_TDO  
G12 I IPU  
F13 I IPU  
F11 I H\_TCK  
F12 I  
B9 I IPU  
B10 OD  
M11  
H\_CFG0  
H\_CFG1  
H\_CFG2  
H\_CFG3  
H\_CFG4  
H\_CFG5  
H\_CFG6  
H\_CFG7  
H\_CFG8  
H\_CFG9  
H\_CFG10  
H\_CFG11  
H\_CFG12  
H\_CFG13  
H\_CFG14  
H\_CFG15  
H\_CFG17  
H\_CFG16  
H\_CFG19  
H\_CFG18  
SKL\_XDP\_MBP\_0  
SKL\_XDP\_MBP\_1  
H\_TDO  
H\_TDI  
H\_TMS  
H\_TCK  
H\_TRST#  
H\_PREQ#  
H\_PRODY#  
H\_CFG\_RCOMP  
HR90

<13> XDP\_PCUDEBUG

HT7  
HT8 /X/1151  
/X/1151

H\_TDO  
H\_TDI  
H\_TMS  
H\_TCK


H\_TRST#  
H\_PREQ#  
H\_PRODY#

H\_CFG\_RCOMP


HR90

MAX trace length 200mil

PLACE HR131 CLOSER TO CPU



H\_TCK TERMINATION (HR127)  
HR127 PLACE NEAR CPU WITHIN 1.1 INCH



Follow CRB

Channel B  
4 Layer routing

<15> D4\_DQ\_B[0:63]



D4_DQ_B4	AD34	DDR1_DQ[0]/DDR0_DQ[16]
D4_DQ_B5	AD35	DDR1_DQ[1]/DDR0_DQ[17]
D4_DQ_B7	AG35	DDR1_DQ[2]/DDR0_DQ[18]
D4_DQ_B5	AH35	DDR1_DQ[3]/DDR0_DQ[19]
D4_DQ_B1	AE35	DDR1_DQ[4]/DDR0_DQ[20]
D4_DQ_B0	AE34	DDR1_DQ[5]/DDR0_DQ[21]
D4_DQ_B6	AG34	DDR1_DQ[6]/DDR0_DQ[22]
D4_DQ_B2	AH34	DDR1_DQ[7]/DDR0_DQ[23]
D4_DQ_B13	AK35	DDR1_DQ[8]/DDR0_DQ[24]
D4_DQ_B9	AL35	DDR1_DQ[9]/DDR0_DQ[25]
D4_DQ_B14	AK32	DDR1_DQ[10]/DDR0_DQ[26]
D4_DQ_B15	AL32	DDR1_DQ[11]/DDR0_DQ[27]
D4_DQ_B12	AK34	DDR1_DQ[12]/DDR0_DQ[28]
D4_DQ_B8	AL34	DDR1_DQ[13]/DDR0_DQ[29]
D4_DQ_B10	AK31	DDR1_DQ[14]/DDR0_DQ[30]
D4_DQ_B11	AL31	DDR1_DQ[15]/DDR0_DQ[31]
D4_DQ_B16	AP35	DDR1_DQ[16]/DDR0_DQ[48]
D4_DQ_B20	AN35	DDR1_DQ[17]/DDR0_DQ[49]
D4_DQ_B22	AN32	DDR1_DQ[18]/DDR0_DQ[50]
D4_DQ_B23	AP32	DDR1_DQ[19]/DDR0_DQ[51]
D4_DQ_B17	AN34	DDR1_DQ[20]/DDR0_DQ[52]
D4_DQ_B21	AP34	DDR1_DQ[21]/DDR0_DQ[53]
D4_DQ_B18	AN31	DDR1_DQ[22]/DDR0_DQ[54]
D4_DQ_B19	AP31	DDR1_DQ[23]/DDR0_DQ[55]
D4_DQ_B28	AL29	DDR1_DQ[24]/DDR0_DQ[56]
D4_DQ_B24	AM29	DDR1_DQ[25]/DDR0_DQ[57]
D4_DQ_B30	AP29	DDR1_DQ[26]/DDR0_DQ[58]
D4_DQ_B26	AR29	DDR1_DQ[27]/DDR0_DQ[59]
D4_DQ_B25	AM28	DDR1_DQ[28]/DDR0_DQ[60]
D4_DQ_B29	AL28	DDR1_DQ[29]/DDR0_DQ[61]
D4_DQ_B27	AR28	DDR1_DQ[30]/DDR0_DQ[62]
D4_DQ_B31	AP28	DDR1_DQ[31]/DDR0_DQ[63]
D4_DQ_B32	AR12	DDR1_DQ[32]/DDR1_DQ[16]
D4_DQ_B33	AP12	DDR1_DQ[33]/DDR1_DQ[17]
D4_DQ_B38	AM13	DDR1_DQ[34]/DDR1_DQ[18]
D4_DQ_B34	AL13	DDR1_DQ[35]/DDR1_DQ[19]
D4_DQ_B36	AK13	DDR1_DQ[36]/DDR1_DQ[20]
D4_DQ_B37	AP13	DDR1_DQ[37]/DDR1_DQ[21]
D4_DQ_B39	AM12	DDR1_DQ[38]/DDR1_DQ[22]
D4_DQ_B35	AL12	DDR1_DQ[39]/DDR1_DQ[23]
D4_DQ_B44	AP10	DDR1_DQ[40]/DDR1_DQ[24]
D4_DQ_B45	AR10	DDR1_DQ[41]/DDR1_DQ[25]
D4_DQ_B46	AP7	DDR1_DQ[42]/DDR1_DQ[26]
D4_DQ_B42	AR7	DDR1_DQ[43]/DDR1_DQ[27]
D4_DQ_B41	AR6	DDR1_DQ[44]/DDR1_DQ[28]
D4_DQ_B40	AP9	DDR1_DQ[45]/DDR1_DQ[29]
D4_DQ_B47	AR6	DDR1_DQ[46]/DDR1_DQ[30]
D4_DQ_B43	AP6	DDR1_DQ[47]/DDR1_DQ[31]
D4_DQ_B52	AM10	DDR1_DQ[48]
D4_DQ_B53	AL10	DDR1_DQ[49]
D4_DQ_B55	AM7	DDR1_DQ[50]
D4_DQ_B51	AL7	DDR1_DQ[51]
D4_DQ_B48	AM9	DDR1_DQ[52]
D4_DQ_B49	AL9	DDR1_DQ[53]
D4_DQ_B54	AM6	DDR1_DQ[54]
D4_DQ_B50	AL6	DDR1_DQ[55]
D4_DQ_B61	AJ6	DDR1_DQ[56]
D4_DQ_B56	AJ7	DDR1_DQ[57]
D4_DQ_B63	AE6	DDR1_DQ[58]
D4_DQ_B58	AF7	DDR1_DQ[59]
D4_DQ_B60	AH7	DDR1_DQ[60]
D4_DQ_B57	AH6	DDR1_DQ[61]
D4_DQ_B59	AE7	DDR1_DQ[62]
D4_DQ_B62	AF6	DDR1_DQ[63]

LGA1151B

LGA1151

DDR1\_RAS#/DDR1\_CAB[3]/DDR1\_MA[16]  
DDR1\_WE#/DDR1\_CAB[2]/DDR1\_MA[14]  
DDR1\_CAS#/DDR1\_CAB[1]/DDR1\_MA[15]

DDR1\_BA[0]/DDR1\_CAB[4]/DDR1\_BA[0]  
DDR1\_BA[1]/DDR1\_CAB[6]/DDR1\_BA[1]  
DDR1\_BA[2]/DDR1\_CAA[5]/DDR1\_BG[0]

DDR1\_MA[0]/DDR1\_CAB[9]/DDR1\_MA[0]  
DDR1\_MA[1]/DDR1\_CAB[8]/DDR1\_MA[1]  
DDR1\_MA[2]/DDR1\_CAB[5]/DDR1\_MA[2]  
DDR1\_MA[3]  
DDR1\_MA[4]

DDR1\_MA[5]/DDR1\_CAA[0]/DDR1\_MA[5]  
DDR1\_MA[6]/DDR1\_CAA[2]/DDR1\_MA[6]  
DDR1\_MA[7]/DDR1\_CAA[4]/DDR1\_MA[7]  
DDR1\_MA[8]/DDR1\_CAA[3]/DDR1\_MA[8]  
DDR1\_MA[9]/DDR1\_CAA[1]/DDR1\_MA[9]

DDR1\_MA[10]/DDR1\_CAB[7]/DDR1\_MA[10]  
DDR1\_MA[11]/DDR1\_CAA[7]/DDR1\_MA[11]  
DDR1\_MA[12]/DDR1\_CAA[6]/DDR1\_MA[12]  
DDR1\_MA[13]/DDR1\_CAB[0]/DDR1\_MA[13]  
DDR1\_MA[14]/DDR1\_CAA[9]/DDR1\_BG[1]  
DDR1\_MA[15]/DDR1\_CAA[8]/DDR1\_ACT#

DDR1\_PAR  
DDR1\_ALERT#

DDR1\_DQSN[0]/DDR0\_DQSN[2]  
DDR1\_DQSN[1]/DDR0\_DQSN[3]  
DDR1\_DQSN[2]/DDR0\_DQSN[6]  
DDR1\_DQSN[3]/DDR0\_DQSN[7]  
DDR1\_DQSN[4]/DDR1\_DQSN[2]  
DDR1\_DQSN[5]/DDR1\_DQSN[3]  
DDR1\_DQSN[6]  
DDR1\_DQSN[7]

DDR1\_DQSP[0]/DDR0\_DQSP[2]  
DDR1\_DQSP[1]/DDR0\_DQSP[3]  
DDR1\_DQSP[2]/DDR0\_DQSP[6]  
DDR1\_DQSP[3]/DDR0\_DQSP[7]  
DDR1\_DQSP[4]/DDR1\_DQSP[2]  
DDR1\_DQSP[5]/DDR1\_DQSP[3]  
DDR1\_DQSP[6]  
DDR1\_DQSP[7]

DDR1\_DQSP[8]  
DDR1\_DQSN[8]

DDR\_VREF\_CA  
DDR0\_VREF\_DQ  
DDR1\_VREF\_DQ

AM20	AP20	D4_MB_CLK0 <15>
AM21	AP22	D4_MB_CLK#0 <15>
AN20	AN21	D4_MB_CLK1 <15>
AN21	AN20	D4_MB_CLK#1 <15>
AP19	AN21	D4_MB_CLK2 <15>
AP20	AP19	D4_MB_CLK#2 <15>
AY29	AY29	D4_MB_CLK3 <15>
AY29	AY29	D4_MB_CLK#3 <15>
AW29	AW29	D4_CKE_B0 <15>
AU29	AU29	D4_CKE_B1 <15>
AP17	AN15	D4_CKE_B2 <15>
AN15	AN17	D4_CKE_B3 <15>
AM15	AM15	D4_CS_B#0 <15>
AN17	AN17	D4_CS_B#1 <15>
AM16	AM16	D4_CS_B#2 <15>
AL16	AL16	D4_CS_B#3 <15>
AL16	AL16	D4_ODT_B0 <15>
AL15	AL15	D4_ODT_B1 <15>
AL15	AL15	D4_ODT_B2 <15>
AL15	AL15	D4_ODT_B3 <15>
AN18	D4_MAB16	D4_BAB0 <15>
AL17	D4_MAB14	D4_BAB1 <15>
AP16	D4_MAB15	D4_BGB0 <15>
AL18	D4_MAB0	D4_MAB[0:16] <15>
AM18	D4_MAB1	
AW28	D4_MAB2	
AL19	D4_MAB3	
AL22	D4_MAB4	
AM22	D4_MAB5	
AM23	D4_MAB6	
AP23	D4_MAB7	
AL23	D4_MAB8	
AW26	D4_MAB9	
AY26	D4_MAB10	
AU26	D4_MAB11	
AW27	D4_MAB12	
AP18	D4_MAB13	
AU27	D4_MAB14	
AY27	D4_MAB15	
AR15	D4_MAB16	
AY28	D4_BGB1 <15>	
AU28	D4_B_ACT# <15>	
AL20	D4_B_PAR <15>	
AY25	D4_B_ALERT# <15>	
AF34	D4_DQS_B#0 <15>	
AK33	D4_DQS_B#1 <15>	
AN33	D4_DQS_B#2 <15>	
AN29	D4_DQS_B#3 <15>	
AN13	D4_DQS_B#4 <15>	
AR8	D4_DQS_B#5 <15>	
AM8	D4_DQS_B#6 <15>	
AG6	D4_DQS_B#7 <15>	
AF35	D4_DQS_B0 <15>	
AL33	D4_DQS_B1 <15>	
AP33	D4_DQS_B2 <15>	
AN28	D4_DQS_B3 <15>	
AN12	D4_DQS_B4 <15>	
AP8	D4_DQS_B5 <15>	
AL8	D4_DQS_B6 <15>	
AG7	D4_DQS_B7 <15>	
AN25	D4_DQS_B8 <15>	
AN26	D4_DQS_B#8 <15>	

<15> D4\_MCB\_B[0:7]



D4_MCB_B2	AR25	DDR1_ECC[0]
D4_MCB_B6	AR26	DDR1_ECC[1]
D4_MCB_B5	AM26	DDR1_ECC[2]
D4_MCB_B1	AM25	DDR1_ECC[3]
D4_MCB_B3	AP26	DDR1_ECC[4]
D4_MCB_B7	AP25	DDR1_ECC[5]
D4_MCB_B0	AL25	DDR1_ECC[6]
D4_MCB_B4	AL26	DDR1_ECC[7]


DDR CHANNEL B

SOCKET1151

AB40  
AC40  
AC39

TP\_DIMM\_DQ0  
H\_D4\_VREFCA\_A <18>  
H\_D4\_VREFCA\_B <18>

HT6



CRB & Z97  
High frequency  
termination, can absorb  
any high frequency  
noise coming from  
CPU/board crosstalk.

Channel A  
4 Layer routing

<14> D4\_DQ\_A[0:63]

<14> D4\_MCB\_A[0:7]

LGA1151A

LGA1151

DDR CHANNEL A

SOCKET1151

D4\_DQ\_A5 AE38  
D4\_DQ\_A1 AE37  
D4\_DQ\_A2 AG38  
D4\_DQ\_A3 AG37  
D4\_DQ\_A4 AE39  
D4\_DQ\_A0 AE40  
D4\_DQ\_A6 AG39  
D4\_DQ\_A7 AG40  
D4\_DQ\_A13 AJ38  
D4\_DQ\_A9 AJ37  
D4\_DQ\_A10 AL37  
D4\_DQ\_A11 AL38  
D4\_DQ\_A8 AJ40  
D4\_DQ\_A12 AJ39  
D4\_DQ\_A14 AL39  
D4\_DQ\_A15 AL40  
D4\_DQ\_A21 AN38  
D4\_DQ\_A18 AN38  
D4\_DQ\_A19 AR37  
D4\_DQ\_A20 AN39  
D4\_DQ\_A17 AN37  
D4\_DQ\_A22 AR39  
D4\_DQ\_A23 AR40  
D4\_DQ\_A25 AW37  
D4\_DQ\_A28 AU38  
D4\_DQ\_A27 AV35  
D4\_DQ\_A31 AW35  
D4\_DQ\_A29 AU37  
D4\_DQ\_A24 AV37  
D4\_DQ\_A30 AT35  
D4\_DQ\_A26 AU35  
D4\_DQ\_A32 AY8  
D4\_DQ\_A36 AW8  
D4\_DQ\_A34 AV6  
D4\_DQ\_A35 AU6  
D4\_DQ\_A33 AU8  
D4\_DQ\_A37 AV8  
D4\_DQ\_A39 AW6  
D4\_DQ\_A38 AY6  
D4\_DQ\_A44 AY4  
D4\_DQ\_A40 AV4  
D4\_DQ\_A47 AT1  
D4\_DQ\_A43 AT2  
D4\_DQ\_A41 AV3  
D4\_DQ\_A45 AW4  
D4\_DQ\_A46 AT4  
D4\_DQ\_A42 AT3  
D4\_DQ\_A49 AP2  
D4\_DQ\_A54 AM4  
D4\_DQ\_A50 AP3  
D4\_DQ\_A52 AP4  
D4\_DQ\_A51 AM2  
D4\_DQ\_A48 AP1  
D4\_DQ\_A55 AM1  
D4\_DQ\_A61 AK3  
D4\_DQ\_A63 AHT  
D4\_DQ\_A60 AK4  
D4\_DQ\_A59 AH2  
D4\_DQ\_A62 AH4  
D4\_DQ\_A57 AK2  
D4\_DQ\_A58 AH3  
D4\_DQ\_A56 AK1






DDR0\_DQ[0]  
DDR0\_DQ[1]  
DDR0\_DQ[2]  
DDR0\_DQ[3]  
DDR0\_DQ[4]  
DDR0\_DQ[5]  
DDR0\_DQ[6]  
DDR0\_DQ[7]  
DDR0\_DQ[8]  
DDR0\_DQ[9]  
DDR0\_DQ[10]  
DDR0\_DQ[11]  
DDR0\_DQ[12]  
DDR0\_DQ[13]  
DDR0\_DQ[14]  
DDR0\_DQ[15]  
DDR0\_DQ[16]DDR0\_DQ[32]  
DDR0\_DQ[17]DDR0\_DQ[33]  
DDR0\_DQ[18]DDR0\_DQ[34]  
DDR0\_DQ[19]DDR0\_DQ[35]  
DDR0\_DQ[20]DDR0\_DQ[36]  
DDR0\_DQ[21]DDR0\_DQ[37]  
DDR0\_DQ[22]DDR0\_DQ[38]  
DDR0\_DQ[23]DDR0\_DQ[39]  
DDR0\_DQ[24]DDR0\_DQ[40]  
DDR0\_DQ[25]DDR0\_DQ[41]  
DDR0\_DQ[26]DDR0\_DQ[42]  
DDR0\_DQ[27]DDR0\_DQ[43]  
DDR0\_DQ[28]DDR0\_DQ[44]  
DDR0\_DQ[29]DDR0\_DQ[45]  
DDR0\_DQ[30]DDR0\_DQ[46]  
DDR0\_DQ[31]DDR0\_DQ[47]  
DDR0\_DQ[32]DDR1\_DQ[0]  
DDR0\_DQ[33]DDR1\_DQ[1]  
DDR0\_DQ[34]DDR1\_DQ[2]  
DDR0\_DQ[35]DDR1\_DQ[3]  
DDR0\_DQ[36]DDR1\_DQ[4]  
DDR0\_DQ[37]DDR1\_DQ[5]  
DDR0\_DQ[38]DDR1\_DQ[6]  
DDR0\_DQ[39]DDR1\_DQ[7]  
DDR0\_DQ[40]DDR1\_DQ[8]  
DDR0\_DQ[41]DDR1\_DQ[9]  
DDR0\_DQ[42]DDR1\_DQ[10]  
DDR0\_DQ[43]DDR1\_DQ[11]  
DDR0\_DQ[44]DDR1\_DQ[12]  
DDR0\_DQ[45]DDR1\_DQ[13]  
DDR0\_DQ[46]DDR1\_DQ[14]  
DDR0\_DQ[47]DDR1\_DQ[15]  
DDR0\_DQ[48]DDR1\_DQ[32]  
DDR0\_DQ[49]DDR1\_DQ[33]  
DDR0\_DQ[50]DDR1\_DQ[34]  
DDR0\_DQ[51]DDR1\_DQ[35]  
DDR0\_DQ[52]DDR1\_DQ[36]  
DDR0\_DQ[53]DDR1\_DQ[37]  
DDR0\_DQ[54]DDR1\_DQ[38]  
DDR0\_DQ[55]DDR1\_DQ[39]  
DDR0\_DQ[56]DDR1\_DQ[40]  
DDR0\_DQ[57]DDR1\_DQ[41]  
DDR0\_DQ[58]DDR1\_DQ[42]  
DDR0\_DQ[59]DDR1\_DQ[43]  
DDR0\_DQ[60]DDR1\_DQ[44]  
DDR0\_DQ[61]DDR1\_DQ[45]  
DDR0\_DQ[62]DDR1\_DQ[46]  
DDR0\_DQ[63]DDR1\_DQ[47]

DDR0\_ECC[0]  
DDR0\_ECC[1]  
DDR0\_ECC[2]  
DDR0\_ECC[3]  
DDR0\_ECC[4]  
DDR0\_ECC[5]  
DDR0\_ECC[6]  
DDR0\_ECC[7]

DDR0\_BA[0]DDR0\_CAB[4]DDR0\_BA[0]  
DDR0\_BA[1]DDR0\_CAB[6]DDR0\_BA[1]  
DDR0\_BA[2]DDR0\_CAA[5]DDR0\_BG[0]  
DDR0\_BA[3]DDR0\_CAB[3]DDR0\_MA[16]  
DDR0\_BA[4]DDR0\_CAB[2]DDR0\_MA[14]  
DDR0\_BA[5]DDR0\_CAB[1]DDR0\_MA[15]  
DDR0\_MA[0]DDR0\_CAB[9]DDR0\_MA[0]  
DDR0\_MA[1]DDR0\_CAB[8]DDR0\_MA[1]  
DDR0\_MA[2]DDR0\_CAB[5]DDR0\_MA[2]  
DDR0\_MA[3]DDR0\_MA[3]  
DDR0\_MA[4]DDR0\_MA[4]  
DDR0\_MA[5]DDR0\_CAA[0]DDR0\_MA[5]  
DDR0\_MA[6]DDR0\_CAA[2]DDR0\_MA[6]  
DDR0\_MA[7]DDR0\_CAA[4]DDR0\_MA[7]  
DDR0\_MA[8]DDR0\_CAA[3]DDR0\_MA[8]  
DDR0\_MA[9]DDR0\_CAA[1]DDR0\_MA[9]  
DDR0\_MA[10]DDR0\_CAB[7]DDR0\_MA[10]  
DDR0\_MA[11]DDR0\_CAA[7]DDR0\_MA[11]  
DDR0\_MA[12]DDR0\_CAA[6]DDR0\_MA[12]  
DDR0\_MA[13]DDR0\_CAB[0]DDR0\_MA[13]  
DDR0\_MA[14]DDR0\_CAA[9]DDR0\_BG[1]  
DDR0\_MA[15]DDR0\_CAA[8]DDR0\_ACT#

DDR0\_PAR  
DDR0\_ALERT#  
DDR0\_DQSN[0]  
DDR0\_DQSN[1]  
DDR0\_DQSN[2]DDR0\_DQSN[4]  
DDR0\_DQSN[3]DDR0\_DQSN[5]  
DDR0\_DQSN[4]DDR1\_DQSN[0]  
DDR0\_DQSN[5]DDR1\_DQSN[1]  
DDR0\_DQSN[6]DDR1\_DQSN[4]  
DDR0\_DQSN[7]DDR1\_DQSN[5]  
DDR0\_DQSP[0]  
DDR0\_DQSP[1]  
DDR0\_DQSP[2]DDR0\_DQSP[4]  
DDR0\_DQSP[3]DDR0\_DQSP[5]  
DDR0\_DQSP[4]DDR1\_DQSP[0]  
DDR0\_DQSP[5]DDR1\_DQSP[1]  
DDR0\_DQSP[6]DDR1\_DQSP[4]  
DDR0\_DQSP[7]DDR1\_DQSP[5]  
DDR0\_DQSP[8]  
DDR0\_DQSN[8]


AW18  
AV18  
AW17  
AY17  
AV16  
AT16  
AU16  
AY24  
AW24  
AV24  
AV25  
AW12  
AU11  
AV13  
AV10  
AW11  
AU14  
AU12  
AY10  
AY13  
AV15  
AW23  
AW13 D4\_MAA16  
AV14 D4\_MAA14  
AY11 D4\_MAA15  
AW15 D4\_MAA0  
AU18 D4\_MAA1  
AU17 D4\_MAA2  
AV19 D4\_MAA3  
AT19 D4\_MAA4  
AU20 D4\_MAA5  
AU21 D4\_MAA6  
AT20 D4\_MAA8  
AT22 D4\_MAA9  
AY14 D4\_MAA10  
AU22 D4\_MAA11  
AV22 D4\_MAA12  
AV12 D4\_MAA13  
AV23  
AU24  
AY15  
AT23  
AF39 D4\_DQS\_A#0  
AK39 D4\_DQS\_A#1  
AP39 D4\_DQS\_A#2  
AU36 D4\_DQS\_A#3  
AW7 D4\_DQS\_A#4  
AU3 D4\_DQS\_A#5  
AN3 D4\_DQS\_A#6  
AJ3 D4\_DQS\_A#7  
AF38 D4\_DQS\_A0  
AK38 D4\_DQS\_A1  
AP38 D4\_DQS\_A2  
AV36 D4\_DQS\_A3  
AV7 D4\_DQS\_A4  
AU2 D4\_DQS\_A5  
AN2 D4\_DQS\_A6  
AJ2 D4\_DQS\_A7  
AV32 D4\_DQS\_A8  
AU32 D4\_DQS\_A#8  
D4\_MA\_CLK#0 <14>  
D4\_MA\_CLK#1 <14>  
D4\_MA\_CLK#1 <14>  
D4\_MA\_CLK#2 <14>  
D4\_MA\_CLK#2 <14>  
D4\_MA\_CLK#3 <14>  
D4\_MA\_CLK#3 <14>  
D4\_CKE\_A0 <14>  
D4\_CKE\_A1 <14>  
D4\_CKE\_A2 <14>  
D4\_CKE\_A3 <14>  
D4\_CS\_A#0 <14>  
D4\_CS\_A#1 <14>  
D4\_CS\_A#2 <14>  
D4\_CS\_A#3 <14>  
D4\_ODT\_A0 <14>  
D4\_ODT\_A1 <14>  
D4\_ODT\_A2 <14>  
D4\_ODT\_A3 <14>  
D4\_BAA0 <14>  
D4\_BAA1 <14>  
D4\_BGA0 <14>  
D4\_MAA[0:16] <14>  
D4\_BGA1 <14>  
D4\_A\_ACT# <14>  
D4\_A\_ALERT# <14>  
D4\_DQS\_A#0 <14>  
D4\_DQS\_A#1 <14>  
D4\_DQS\_A#2 <14>  
D4\_DQS\_A#3 <14>  
D4\_DQS\_A#4 <14>  
D4\_DQS\_A#5 <14>  
D4\_DQS\_A#6 <14>  
D4\_DQS\_A#7 <14>  
D4\_DQS\_A0 <14>  
D4\_DQS\_A1 <14>  
D4\_DQS\_A2 <14>  
D4\_DQS\_A3 <14>  
D4\_DQS\_A4 <14>  
D4\_DQS\_A5 <14>  
D4\_DQS\_A6 <14>  
D4\_DQS\_A7 <14>  
D4\_DQS\_A8 <14>  
D4\_DQS\_A#8 <14>



DP to VGA IC

Place Inside CPU Cavity  
traace W/S:12/25, max length 200mil

HR1 place close CPU  
total length <4",max=200  
total length >4",max=1000



- 54321
- 1.page7~8 page13~17---change DDR3 to DDR4
- 2.change page88 add vddq enable schematic
- 3.page74 add GP07,GP56,GP57
- 4.update power schematic from power rd neil\_zhang
- 5.page52 delete USB78 header, change USB910 to header from box
- 6.page78 change KBMS to KBMS\_USB78
- 7.page89 delete PCHLED2,PCHLED3
- 8.add page116~117,add EPF036 control RGB LED
- 9.modify page116,delete MSBUS of EPF side
- 10.change 24M clk to another pin on chipset side
- 11.modify KBMS power
- 12.modify front base power from +5V USB P78 to +5V USB P910
- 13.XR721 pin 1 钐钐 P\_VDDQ\_COMP\_10 PR573 pin 2 钐钐 VDDQ\_EN
- 14.USB3.1 EC1 驢
- 15.add L1D3
- 16.OR291 pin 2 钐钐 +3VSB add PUMP\_FAN page118 SIO IC 俱璆驢糖 (remove DSW, remove 6791 co-lay单)
- 17.follow chipset demo,箇瘰SR182~185 箇瘰SC191 SD200~202
- D
- C
- B
- A

Title<Title>

Size A

Document Number<Doc>

Rev<RevCode>

Date: Tuesday, December 01, 2015Sheet 1 of 118